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ABSTRACT	
This	 paper	 presents	 a	 scheduler	 for	 Data-Flow	 threads	 implemented	 in	 reconfigurable	 logic	 for	 being	
deployed	 on	 Reconfigurable	 MPSoCs	 (i.e.,	 Multi-Processing	 System	 on	 Chips	 with	 FPGA).	 "Data-Flow	
threads"	 (DF-Threads)	 is	 a	 novel	 execution	 model	 for	 mapping	 threads	 on	 local	 or	 distributed	 cores	
transparently	to	the	programmer.	This	model	is	capable	of	being	parallelized	massively	among	different	
cores	and	it	handles	even	hundreds	of	thousands	or	more	Data-Flow	threads,	and	their	associated	data	
frames,	 in	order	 to	distribute	 them	both	 in	a	 local	node	and	 through	 the	network	 to	other	nodes	 in	a	
transparent	way.	The	Hardware	Scheduler	(HS)	is	designed	for	being	used	in	Programmable	Logic	(PL)	of	
MPSoC	 FPGAs	 and	 it	 deals	 with	 the	 GPP	 cores,	 providing	 them	 with	 Data-Flow	 threads	 ready	 to	 be	
executed.	The	overall	design	is	modeled	and	tested	through	the	HPLabs	COTson	simulator.	Here	we	use	
the	Block	Matrix	Multiply	benchmark	to	analyze	the	potentiality	of	the	proposed	model.	
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1. Introduction	
The	end	of	the	Dennard	scaling	[1]	and	the	resulting	difficulty	to	increase	clock	frequency	forced	the	
engineering	 community	 to	 shift	 to	 the	 multicore	 processors	 as	 an	 alternative	 way	 to	 improve	
performance	at	the	limited	power	budget.	
An	 increased	core	number	benefits	many	workloads,	but	programming	 limitations	 to	exploit	 full	
performance	still	remain	due	to	the	not	fully	exploited	parallelism.	According	to	Mondelli	et	al.	[2],	
the	Data-Flow	execution	model	 is	 capable	of	 taking	advantage	of	 the	 full	 parallelism	offered	by	
multicore	 systems.	 Each	Data-Flow	 thread	 is	 a	node	of	 the	Data-Flow	graph,	 each	of	 them	only	
executes	when	its	inputs	are	available	and	we	succeeded	to	impose	this	condition	locally	to	each	
core.	In	a	Data-Flow	based	execution,	a	program	could	be	executed	out	of	its	linear	order	but	in	a	
partial	order,	which	it	depends	on	the	data	dependencies.	As	a	result,	individual	partial	orders	are	
data	independent	and	can	be	executed	in	parallel.	The	length	of	the	data	independent	path	is	the	
expression	of	the	granularity	of	the	parallelism	[3].	
There	exist	many	attempts	of	Data-Flow	based	architectures,	which	can	exploit	the	potential	of	the	
Data-Flow	 execution	 model	 (explicit-Data-Flow	 architectures),	 but	 currently	 they	 cannot	 totally	
replace	the	conventional	general	purpose	processors	(GPP)	due	to	some	limitation	of	the	execution	
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model.	For	example,	the	control	transfer	might	be	more	expensive	in	the	Data-Flow	model,	and	the	
latency	cost	of	explicit	data	communication	could	be	prohibitive	[4].	
	
In	order	to	overcome	these	limitations,	a	hybrid	Data-Flow	model	is	presented	in	this	work,	which	
is	based	on	heterogeneous	architecture	composed	by	GPP	cores	and	FPGA.	
GPP	cores	allow	us	 to	be	 suitable	 for	a	 large	 set	of	 applications	and	FPGAs	are	known	 for	 their	
reconfigurability	 and	 power	 efficiency,	 compared	 to	 software	 only	 designs,	 so	 that	 they	 are	 a	
suitable	 choice	 for	 being	 deployed	 in	 the	many-threads	 Data-Flow	 execution	models	 as	well	 as	
providing	 a	 spatial	 substrate	 for	 mapping	 Data-Flow	 threads.	 These	 models	 evolve	 around	 the	
optimizing	 of	 data	mobility	 and	 exploiting	massively	 parallelism	 among	 thousands	 of	 Data-Flow	
threads	to	offer	more	modularity	and	higher	performance	[5][6][7]	[8]	[9][15][16].	
Here	the	idea	is	to	detach	the	execution	of	the	Data-Flow	threads	from	its	scheduling,	reducing	the	
latency	of	 the	data	communication	and	 increase	 the	overall	performance	of	 the	execution.	 	We	
propose	 a	 scalable	 hardware	 scheduler	 (HS),	 implemented	mainly	 on	 the	 FPGA,	which	 provides	
Data-Flow	 threads	 ready	 to	 be	 executed	 to	 the	 GPP	 cores.	 The	 overall	 architecture	 has	 been	
modeled	and	tested	first	on	the	COTSon	simulator	[10]	and	the	model	is	mapped	and	designed	for	
being	employed	in	a	heterogeneous	architecture.	
	
2. A	New	Data-Flow	Hardware	Scheduler	
	
The	Data-Flow	execution	paradigm	can	be	exploited	either	completely	on	Hardware	or	 it	can	be	
used	in	a	control	flow	processor	to	improve	the	execution	time	by	Thread	Level	Parallelism	(TLP)	
[11].	The	main	task	of	the	Data-Flow	scheduler	is	to	materialize	TLP	in	such	way	that	respects	to	
Data-Flow	paradigm	at	thread	level	[12]	[13].	
The	two	main	actors	of	the	model	are	the	Processing	System	(PS),	the	control	flow	processor,	and	
the	 Hardware	 Scheduler	 (HS)	 implemented	 into	 the	 Programmable	 Logic	 (PL).	 A	 VHDL	 based	
Interface	Architecture	is	used	to	allow	information	exchange	between	PS	and	HS	[14].	
The	PS	is	responsible	to	create	and	execute	the	Data-Flow	threads.	Whenever	a	new	DF-thread	is	
created,	the	HS	is	responsible	to	retrieve	the	meta-information	of	the	thread	and	stores	them	into	
the	associated	frame.	When	a	producer	DF-Thread	wants	to	write	its	outputs	into	the	consumer	DF-
Thread,	the	HS	performs	the	writing	in	a	lazy	and	asynchronous	way,	without	blocking	the	PS.	After	
the	output's	writes,	the	HS	decrease	the	synchronization	count	(SC)	of	the	consumer	DF-Thread.	If	
the	SC	is	equal	to	zero,	the	DF-Thread	is	ready	to	execute	and	it	is	moved	into	a	FIFO	queue	named	
Ready	Queue	(RQ).	When	the	PS	asks	for	a	new	DF-Thread	to	execute,	the	HS	dequeues	the	first	
element	of	the	RQ	and	sends	it	to	the	PS.	In	order	to	distribute	the	computation	among	multiple	
nodes,	the	HS	checks	its	RQ	status	and	if	the	RQ	size	is	under	a	certain	threshold,	the	HS	try	to	steal	
DF-Treads	ready	to	execute	from	other	nodes	into	the	network.	
	
		
	
Figure	1:	Interaction	between	System	(PS)	and	the	Hardware	Scheduler	(HS),	exploiting	the	Interface	
Architecture,	 to	 realize	 the	 Data-Flow	 thread	 (DF-Thread)	 execution	 model.	 A	 General	 Purpose	
Processor	(GPP)	execute,	create	and	write	DF-Threads.	On	the	other	side,	the	HS	collects	and	uses	
meta-information	of	a	DF-Threads	to	schedule	them.	SC	is	the	synchronization	count,	RQ	is	the	Ready	
Queue.		
	
3. Performance	Analysis	
In	order	to	evaluate	the	proposed	model,	we	
implemented	it	first	on	the	COTson	simulator	
and	we	performed	tests	based	on	 the	Block	
Matrix	 Multiplication	 benchmark.	 Several	
experiments	were	made,	varying	the	number	
of	GPPs,	the	number	of	nodes,	the	matrix	size	
and	the	block	size.	As	we	can	see	in	figure	2,	
the	 speedup	 of	 the	 execution	 is	 reasonable	
good,	 specially	 increasing	 the	 number	 of	
nodes/GPPs	and	with	large	size	of	the	Matrix.	
The	 block	 size	 does	 not	 affect	 much	 the	
overall	 performance.	 Due	 to	 the	 decrease	
available	parallelism,	with	a	small	matrix	size	too	few	threads	are	generated	and	this	produces	a	
decrease	of	performance	when	the	number	of	nodes	and	GPPs	increases.		
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